CONFIDENTIAL

TO EXAMINER: Mai, Tan V. FAX #: 571-273-3726

GROUP ART UNIT: 2193 .

ADDRESS: U.S. Patent and Trademark Office

P.O. Box 1450, Alexandria, VA 22313-1450

EXAMINER PHONE: <u>571-272-3726</u>

Transmitted here with regarding Attorney docket no. <u>800.0117</u>, Application Serial No. <u>10/799.316</u>, Filed <u>March 12</u>, 2004, are the following:

Information copy of Amendment After Final filed August 11, 2008.

12 PAGE(S) TO FOLLOW THIS COVER SHEET

IF YOU DO NOT RECEIVE THE CORRECT NUMBER OF PAGES, PLEASE CALL Marianna Tortorelli at 919-806-1600 x2

Auto-Reply Facsimile Transmission



TO:

Fax Sender at 9198061690

Fax Information Date Received: Total Pages:

8/11/2008 4:20:49 PM [Eastern Daylight Time] 20 (including cover page)

ADVISORY: This is an automatically generated return receipt confirmation of the facsimile transmission received by the Office. Please check to make sure that the number of pages listed as received in Total Pages above matches what was intended to be sent. Applicants are advised to retain this receipt in the unlikely event that proof of this facsimile transmission is necessary. Applicants are also advised to use the certificate of facsimile transmission procedures set forth in 37 CFR 1.8(a) and (b), 37 CFR 1.6(f). Trademark Applicants, also see the Trademark Manual of Examining Procedure (TMEP) section 306 et seq.

Received Cover Page =====>

Unigher	me treater by at 1886, no	personal pre-respond to respond to a con-	MCAN GENER	course present pay	DEPARTMENT OF COMMERCE THE BOOK CHEST COMMERCE	
٠,	RANSMITTAL	Application Number				!
	FORM	Filing Date		2, 2004		I
FORM		First Harried Inventor Art Unit		ns, Nice P		1
In the country	al consequents where you re		2163			
Total Washers	Pages in Tale Submeson	Allemey Docker Number	Mar, Tr			
100 100 0	Address to seek the constitution			117 AC1550		l
		ENGLOSURES (Cheef at	f diet upply			ì
X FeeTra	ramest Form	Drywigii)		After Alc	weree communication to TC	ı
□ ^	ec Alisched	Learning-related Papers		I T Appeal Co	ammunication to Down of	ſ
X Assessor	neet / Regly	☐ Pettor		- Agents of	and interlog-1645	1
_ N	ter Final	Patter to Connect to a			Appeal Communication to TC (Appeal Spice, Bilef, Ramy Brief)	
=				= -	ary intermation	
	hdevisoredamitor(s)	Ourus of Consequences	Address	Shake La		
Essen	n of Yere Request	Terrena Declarear		Other En	above(a) (News seriely	
Espess	Abendonment Request	Requiret for Related		Credit Card For	rm I	
☐ Norrete	- Discours Statement	CO. Number of COlon				1
_	1	Landecage Tatra on 6	00		1	i
Corpled	Copy of Preview (III)					1
Capty to 1	Mening Plane'	Contra				
T Seed	in Approvace Vis Meaning Parts under				- 1	
177	FR 152 o 153					
	SIGNA	TURE OF APPLICANT, ATTOR	MEY OR	ACENT		
im Name	PHANTE HINKS PLO			A3841		
igaalore	to Hit	25				
"ryded reprise	Profest Print		-			
Culie	August 11, 2009		Rep	No. 31210		
		RTIFICATE OF TRANSMISSIO				
trody such her	Office representative in Lease	Considerate of Inches Maria	MALAUN	6		
whomis postage as	Heat class men in an envice	g face-rate from middled to the 66PTO on the addressed to. Commissioner for Po	SME PO 6	de 1450, Alexandri	n, YA a231a MSC on Per	
bystee	Thursday	-surfaces.				
West or patried nor				Date Audust 11 2008		
provide or one	syptam Careconas, a	15. The information is regulated to obtain government by 35 U S C 122 and 37 CFR many the companied deprication from to	ti nagi i	ered by the patric wi	him a sense and by the	
Armaton Officer (12 255 OF COMPLETE	D FORMS TO THIS ADDRESS	p.us it compare the termination suggests, U.S. Department of Commerce, P.D. SS. Sand TO. Commerce for Pass	6 v 1400, 44	cardin, V4 2231)-	450 CONSTSUME	
		dense in completing the force can a security			wi 2275-45L	

04:01:49 p.m. 08-11-2008

PTO/SB/21 (01-08) Approved for use through 06/30/2008. OMB 0651-0031

Under the Pr	aper Redu	ction Act of 1995, no	persons	are required to respond to a collection	on of infor	mation unless	it displays a valid OMB control number.	
			Application Number	dication Number 10/799,316				
TRANSMITTAL			Filing Date	Mar 12	Mar 12, 2004			
FORM			First Named Inventor	Pitsian	Pitsianis, Nikos P.			
			Art Unit	2193				
(10 De Usea for E	(to be used for all correspondence after initial filing)			Examiner Name	Mai, Tan V.			
Total Number of Pages in This Submission			Attorney Docket Number	800.0117 A01559				
ENCLOSURES (Check all that apply)								
X Fee Trai	X Fee Transmittal Form			Drawing(s)			r Allowance communication to TC	
Fee Attached		Licensing-related Papers		Appeal Communication to B Appeals and Interferences				
X Amenda	X Amendment / Reply		Petition		Appeal Communication (Appeal Notice, Brief, Repi			
X Af	X After Final		Petition to Convert to a					
Affidavits/declaration(s)		Provisional Application Power of Attorney, Revocation Change of Correspondence Adv	iress		us Letter			
Extension of Time Request		Terminal Disclaimer		Othe belo	er Enclosure(s) (please identify			
Express Abandonment Request		Request for Refund		Credit Care				
Informatio	Information Disclosure Statement			CD, Number of CD(s)	_			
Certified Copy of Priority			Landscape Table on CD					
Document(s)		Rema	rke					
Reply to Missing Parts/ Incomplete Application								
Reply to Missing Parts under								
37 CFR 1.52 or 1.53								
SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT								
Firm Name	Pries/8	Goldstein, PLLC						
Signature	- 1-	= 4.7	کر					
Printed name	Peter H	. Priest						
Date August 11, 2008					Reg	. No. 30210)	
CERTIFICATE OF TRANSPORTATION								
I hereby centry that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envision addressed in: Commissioner for Patients, P.O. locs 1450, Alexandria, VA 22313-1450 on the date shown below.								
Signature Thankper-Jarfiell								
Typed or printed na	Typed or printed name Marianna Tortore					Date	August 11, 2008	

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 2 hours USPTU to process) an application. Componentary is governed by 50 u.S.c. 122 and 37 UFK 1.11 and 1.14. This collection is estimated to take 2 noun to complete, including galariting, preparing, and submitting the completed application from to the USPTO. Them will vary deponding upon the individual case. Any comments on the amount of time your require to complete this form and/or suspensions for reducing this burder, should be sent to the Chef Information Officer. U.S. Patent and Traderanta Office, U.S. Department of Commune, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

in you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

800.0117 A01559

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Pitsianis et al.

Serial No.: 10/799,316

Filed:

March 12, 2004

For: METHODS AND APPARATUS FOR SINGLE STAGE GALOIS FIELD OPERATIONS

Group: 2193

Examiner: Mai, Tan V.

Durham, North Carolina August 8, 2008

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Amendment Transmittal

Sir:

1. Transmitted herewith is an Amendment for the above-identified application, responsive to an Office Action dated June 18, 2008.

FEE FOR CLAIMS AS AMENDED

- [X] No additional fee is required.
 - [] The additional fee has been calculated as shown below:

CLAIMS AS AMENDED

	Claims Remaining After Amendment		Highest No. Previously Paid For	Present Extra	Rate		Additional Fee		
Total Claims	14	-	20	0	x \$50.00	=	0.00		
Independent Claims	3	-	6	0	x \$210.00	=	0.00		
Multiple Dependent Claims		-			x \$360.00	=			
						TOTAL	0.00		
3. []	Enclosed is our check for \$ to cover the filing fee.								
[]	Charge the fee of \$ to Credit Card (see attached form).								
[]	Charge the fee of \$ 120 for a 1 month extension of time to Credit Card (see								

 [X] The Commissioner is hereby authorized to charge any additional fees which may be required for this amendment, including any fee for extension of time or credit any overpayment to Law Offices of Peter H. Priest Deposit Account No. 50-1058.

attached form). This letter petitions for a 1 month extension of time to respond.

Respectfully submitted.

Peter H. Priest Reg. No. 30,210

Priest & Goldstein, PLLC

5015 Southpark Drive, Suite 230 Durham, NC 27713-7736

(919) 806-1600

OK to Enter

04:02:21 p.m. 08-11-2008

2008

6 /13

/TM/ 8/12/08

800.0117 A01559

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Pitsianis et al.

Serial No.: 10/799,316

Filed: March 12, 2004

For: METHODS AND APPARATUS DO

METHODS AND APPARATUS FOR SINGLE STAGE GALOIS FIELD

OPERATIONS

Group: 2193

Examiner: Mai, Tan V.

Durham, North Carolina August 11, 2008

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Amendment After Final

Sir:

In response to the final Official Action of June 18, 2008, please amend the above identified application as follows:

Appl. No. 10/799,316 Amdt. dated August 11, 2008 Reply to Office Action of June 18, 2008

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (currently amended) A method for Galois field (GF(2^m)) multiplication by a logic circuit, where m is a positive integer, and the GF(2^m) multiplication operation calculates the multiplication of two polynomials producing a product which is divided by a generator polynomial, and wherein the multiplication of the two polynomials is combined with the division operation whereby the GF(2^m) multiplication is computed as a single function GF(2^m) multiplication operation, the method comprising:

generating $\mathbf{x}^{\text{n-i}}$ polynomial coefficient terms from multiplication and division mathematical operations, where i is a variable;

combining xm-i polynomial coefficient terms having the same exponents from the multiplication and division mathematical operations to generate a recurrence relation that represents the combination of the multiplication and division operations;

computing the recurrence relation using the combined x^{m-i} polynomial coefficient terms in the single function GF(2^m) multiplication operation to produce a GF(2^m) result; and storing the GF(2m) result in memory in a computer readable form.

2. (previously presented) The method of claim 1 wherein the recurrence relation for the single $GF(2^m)$ multiplication function is $Y(i) = Y(i-1) + (q_{m-i}*p + Y(i-1)_{2m-i}*g)*x^{m-i}$, i=1,

- 2, ..., m and where Y(0) = 0, Y(i=m) is the $GF(2^m)$ result, p and q are coefficients of input polynomials p[x] and q[x], respectively, and g is the coefficients of a generator polynomial g[x].
- (previously presented) The method of claim 1 further comprising: computing the recurrence relation for a single GF(2^m) multiplication function as Y(i) = $Y(i-1) + (q_{m-i}*p + Y(i-1)_{2m-1}*g Y(i-1)_{m-1}*g)*x^{m-i}$, i=1, 2, ..., m and where Y(0) = 0, Y(i-m) is the GF(2^m) result, p and q are coefficients of input polynomials p[x] and q[x], respectively, and g is the coefficients of a generator polynomial g[x] in an m by m single function computation array utilizing m bits per internal calculation stage
- 4. (currently amended) A method for Galois field (GF(2^m)) multiplication by a logic circuit, where m is a positive integer, and the GF(2") multiplication operation calculates the multiplication of two polynomials producing a product which is divided by a generator polynomial, and wherein the multiplication of the two polynomials is combined with the division operation whereby the GF(2^m) multiplication is computed as a single function GF(2^m) multiplication operation, the method comprising:

generating xm-i polynomial coefficient terms from multiplication and division mathematical operations, where i is a variable;

combining $\mathbf{x}^{m\cdot i}$ polynomial coefficient terms having the same exponents from the multiplication and division mathematical operations to generate a recurrence relation that represents the combination of the multiplication and division operations;

computing the recurrence relation using the combined x^{m-1} polynomial coefficient terms in the single function $GF(2^m)$ multiplication operation thereby calculating m by m bits for the $GF(2^m)$ multiplication function to produce an m bit $GF(2^m)$ result; and

storing the m bit GF(2m) result in memory in a computer readable form.

- 5. (previously presented) The method claim 4 wherein the the recurrence relation for the single $GF(2^m)$ multiplication function is $Y(i) = Y(i-1) + (q_{m-i}*p + Y(i-1)_{m-i}*g)^*x^{m-i}$, i=1, 2, ..., m and where Y(0) = 0, Y(i=m) is the m bit $GF(2^m)$ result, p and q are coefficients of input polynomials p[x] and q[x], respectively, and g is the coefficients of a generator polynomial g[x].
- 6. (previously presented) The method of claim 4 wherein the step of computing the recurrence relation is accomplished in an m by m single function computation logic array utilizing m bits per internal logic stage.
- 7. (previously presented) A GF multiplication circuit cell producing result $Y(i)_j$ for $i \in \{1, 2, ..., m\}, j \in \{0, 1, ..., m-1\}$, where m is a positive integer, and a selected i and j value comprising:
- a bit q_{m-i} selected from the set $\{q_{m-1}, q_{m-2}, ..., q_{m-i}, ..., q_0\}$ of first product inputs based on the selected i value;
- a bit p_j selected from the set $\{p_{m:1},p_{m:2},...,p_j,...,p_0\}$ of second product inputs based on the selected j value;
- a bit g_j selected from the set $\{g_{m-1}, g_{m-2}, ..., g_j, ..., g_0\}$ of generator polynomial coefficients based on the selected j value:

Appl. No. 10/799,316 Amdt. dated August 11, 2008 Reply to Office Action of June 18, 2008

a most significant bit Y(i-1)m-1 of a previous stage of GF multiplication circuit cells results;

a value of the rightmost neighbor bit Y(i-1)i-1 of a previous stage of GF multiplication circuit cell results, wherein the rightmost neighbor bit Y(i-1)i-1 is in relation to the present GF multiplication circuit cell producing result Y(i), for the selected i and j values;

- a logic device producing qm-i AND pi as output A;
- a logic device producing Y(i-1)m-1 AND gi as output B; and
- a logic device producing A XOR B XOR Y(i-1)i-1 as result Y(i)i to be utilized in one or more GF multiplication circuit cells or stored in a processor accessible storage unit.
- 8. (previously presented) The GF multiplication circuit cell of claim 7 disposed within an m-by-m array of interconnected GF multiplication circuit cells for producing a Galois Field (2^m) multiplication result Y, where m is a positive integer, further comprising:

input operand $q = (q_{m-1} q_{m-2} \dots q_0);$

input operand $p = (p_{m-1} p_{m-2} \dots p_0);$

input operand $g = (g_{m-1} g_{m-2} \dots g_0);$

the Y(i-1)m-1 and the Y(i-1)i-1 array border GF multiplication circuit cell input values set to 0: and

output Y result which is stored in a computer readable form.

9. (original) The GF multiplication circuit cell of claim 8 wherein the m-by-m array of interconnected GF multiplication circuit cells further comprises:

the interconnections of the GF multiplication circuit cells governed by the equation

Appl. No. 10/799,316 Amdt. dated August 11, 2008 Reply to Office Action of June 18, 2008

$$Y(i) = Y(i-1) + (q_{m-1}*p + Y(i-1)_{m-1}*g)*x^{m-i}, i=1, 2, ..., m \text{ and where } Y(0) = 0.$$

- 10. (original) The GF multiplication circuit cell of claim 8 wherein the m-by-m array of GF multiplication circuit cells is further disposed within a grouping of multiple m-by-m arrays in a processor execution unit and further comprises:
- a GF (2m) multiplication instruction with a data type field specifying at least one GF (2m) multiplication operation; and

means for connecting the multiple m-by-m arrays inputs and outputs for performing at least one GF (2^m) multiplication in the execution of the GF (2^m) multiplication instruction.

- 11. (original) The GF multiplication circuit cell of claim 8 wherein the input operands $q = (q_{m-1} \ q_{m-2} \ \dots \ q_0), p = (p_{m-1} \ p_{m-2} \ \dots \ p_0),$ and $g = (g_{m-1} \ g_{m-2} \ \dots \ g_0)$ are connected to read outputs of at least one storage unit in a processor system.
- 12. (original) The GF multiplication circuit cell of claim 8 wherein the output Y results are connected to at least one storage unit write inputs in a processor system.
- 13. (original) The GF multiplication circuit cell of claim 11 wherein the at least one storage unit is a processor accessible register file.
- 14. (original) The GF multiplication circuit cell of claim 12 wherein the at least one storage unit is a processor accessible register file.

15-19. (canceled)

Appl. No. 10/799,316 Amdt. dated August 11, 2008 Reply to Office Action of June 18, 2008

Remarks

The present amendment responds to the final Official Action dated June 18, 2008. That Action rejected claims 1-14 under 35 U.S.C. § 101. This sole ground of rejection is addressed below. Claims 1 and 4 have been amended to be more clear and distinct. Claims 15-19 have been previously canceled without prejudice confirming a previous election. Claims 1-14 are presently pending.

Interview Summary

The Examiner is thanked for the courtesy of a brief telephone interview to clarify the Section 101 objection. It was agreed that claim 1 would be amended to recite additional hardware structure for performing the method, and that claim 7 which already recites a "multiplication circuit cell" and multiple logic devices would be reconsidered.

Section 101 Rejection

The final Official Action again suggested that claims 1-14 disclose steps/elements of performing mathematical functions without disclosing a practical application with a concrete, useful, and tangible result.

As noted at page 1, lines 10 and 11, a Galois field "multiplication of two input elements is an important function which signal processing units and DSPs may need to perform." As further discussed at page 2, lines 1-7, a variety of potential approaches to such multiplication exist and the listed patents further discuss practical applications for the calculations as does the Summary of the Invention at page 2, lines 9-11. The presently claimed improved approaches to

9198061690 04:03:28 p.m. 08-11-2008 13 /13

Appl. No. 10/799,316 Amdt. dated August 11, 2008 Reply to Office Action of June 18, 2008

such calculations are not divorced from the structure employed to perform them and are clearly patentable subject matter under Section 101.

More particularly, claims 1 and 4 have now been amended to recite that the method for Galois field multiplication is performed "by a logic circuit" in addition to the result being stored "in memory in a computer readable form." Claim 7 recites a "GF multiplication circuit cell" and multiple logic devices. Such subject matter is clearly statutory.

Conclusion

As no art rejections have been made, withdrawal of the present rejection and prompt allowance are requested.

Respectfully submitted,

Peter H. Priest

Reg. No. 30,210 Priest & Goldstein, PLLC

5015 Southpark Drive, Suite 230 Durham, NC 27713-7736

(919) 806-1600